MicroTESK @ DVCon Europe 2018

Home / New Features / MicroTESK @ DVCon Europe 2018

MicroTESK was presented at the Design and Verification Conference (DVCon Europe) held in Munich, Germany on October 24-25, 2018. We reviewed the tool and demonstrated a new feature that allows automatically generating architecture validation suites.

DVCon Europe is the leading European event covering the application of languages, tools and intellectual property for the design and verification of electronic systems and integrated circuits. Sponsored by Accellera Systems Initiativeā„¢, DVCon Europe brings chip architects, design and verification engineers, and IP integrators the latest methodologies, techniques, applications and demonstrations for the practical use of EDA solutions for electronic design.